- A process address space is divided into pages
- Main memory is divided into frames
- Page table maps the above two
- Pages to Frame
- Page Table is big enough is also divided into pages resides in main memory
- Multi level pages
- CPU generates logical address
- Page Number + Page Offset
- Now accessing page table then getting frame can be skipped
- TLB caches this mapping which is faster than ram